Abstract: A novel modeling methodology is developed for interconnect parasitic capacitances in rule-based extraction tools. Traditional rule-based extraction tools rely on pattern matching operations ...
Abstract: The novel optimization method for BCD(Bipolar-CMOS-DMOS) process development based on Machine Learning(ML) and statistical process modeling considering the entire wafer variation is proposed ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results