This project is a complete System-on-Chip (SoC) verification environment built using SystemVerilog and UVM. Instead of verifying protocols in isolation, this project verifies a Peripheral Subsystem.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results